Skip to Main Content
 

Global Search Box

 
 
 
 

Files

File List


Padmini.Lala_updatedthesis.pdf (2.49 MB)

ETD Abstract Container

Abstract Header

AN 8-BIT 13.88 kS/s EXTENDED COUNTING ADC

Lala, Padmini
http://rave.ohiolink.edu/etdc/view?acc_num=akron1564686278693053

Abstract Details

2019, Master of Science in Engineering, University of Akron, Electrical Engineering.
A low-power small-size analog-to-digital converter (ADC) suitable for image sensing applications is proposed in this thesis. The proposed 8-bit ADC is designed using the extended counting technique, where the analog-to-digital conversion is accomplished with a two-step process in which the residual voltage of a 4-bit first-order incremental Σ-Δ ADC is digitized using a 4-bit time-mode ADC. The proposed time-mode ADC has voltage-to-time converter and time-to-digital converter blocks. The voltage-to-time converter is the only analog circuit of the time-mode ADC. Therefore, with fewer analog blocks compared to other ADCs, it is less sensitive to noise. To investigate the effect of different error sources in the proposed time-mode ADC, a non-ideality analysis is performed. Compared to existing extended counting ADCs, the proposed ADC consumes the least power and occupies the least area. The proposed ADC was designed using the 0.5-µm CMOS SOI technology with a supply voltage of 3.3 V. The operation has been verified through circuit-level simulations. Simulation results show differential nonlinearity (DNL) and integral non-linearity (INL) error of ±0.5 LSB with an effective number of bits (ENOB) of 7.09 bits. The ADC core area occupies 0.132 mm2. It achieves a peak signal-to-noise ratio (SNR) of 44 dB at a conversion rate of 13.88 kS/s with 290 µW power consumption. The figure of merit (FOM) shows 9.06 pJ/step.
Kye-Shin Lee, PhD (Advisor)
Arjuna Madanayake, PhD (Committee Member)
Nghi Tran, PhD (Committee Member)
77 p.
Electrical Engineering
Extended counting ADC ,Analog to Digital Converter,Time mode ADC,Sigma Delta ADC

Recommended Citations

Citations

  • Lala, P. (2019). AN 8-BIT 13.88 kS/s EXTENDED COUNTING ADC [Master's thesis, University of Akron]. OhioLINK Electronic Theses and Dissertations Center. http://rave.ohiolink.edu/etdc/view?acc_num=akron1564686278693053

    APA Style (7th edition)

  • Lala, Padmini. AN 8-BIT 13.88 kS/s EXTENDED COUNTING ADC. 2019. University of Akron, Master's thesis. OhioLINK Electronic Theses and Dissertations Center, http://rave.ohiolink.edu/etdc/view?acc_num=akron1564686278693053.

    MLA Style (8th edition)

  • Lala, Padmini. "AN 8-BIT 13.88 kS/s EXTENDED COUNTING ADC." Master's thesis, University of Akron, 2019. http://rave.ohiolink.edu/etdc/view?acc_num=akron1564686278693053

    Chicago Manual of Style (17th edition)

akron1564686278693053
714
© 2019, all rights reserved.
This open access ETD is published by University of Akron and OhioLINK.