Qiang, Qiang. "FORMAL: A SEQUENTIAL ATPG-BASED BOUNDED MODEL CHECKING SYSTEM FOR VLSI CIRCUITS." Doctoral dissertation, Case Western Reserve University, 2006. http://rave.ohiolink.edu/etdc/view?acc_num=case1144614543Chicago Manual of Style (17th edition)