An automatic test pattern generation in the logic gate level circuits and MOS transistor circuits at Ohio University
APA Style (7th edition)
MLA Style (8th edition)
Chicago Manual of Style (17th edition)