Skip to Main Content
Frequently Asked Questions
Submit an ETD
Global Search Box
Need Help?
Keyword Search
Participating Institutions
Advanced Search
School Logo
Files
File List
osu1268184406.pdf (1.83 MB)
ETD Abstract Container
Abstract Header
A Full Digital Phase Locked Loop
Author Info
Thomas, Renji George
Permalink:
http://rave.ohiolink.edu/etdc/view?acc_num=osu1268184406
Abstract Details
Year and Degree
2010, Master of Science, Ohio State University, Electrical and Computer Engineering.
Abstract
In this thesis a Full Digital Phase Locked Loop is designed and implemented in 0.13um technology node from TSMC. This full digital PLL is more advantageous than a traditional analog PLL because it eliminates the need for very fine analog voltage generated in a charge pump and it can be process independent. The focus of this thesis is to design and analyze a Digital Phase Locked Loop. This PLL has a lock range of 108MHz to 770MHz . A seven stage numerically controlled oscillator is implemented. Each inverter in the ring oscillator is driven by 21 tri-state inverters in parallel. To enable frequency control a 7 bit control word is decoded to enable these tri-state inverters. A second order integrating filter is used to average phase error and is clocked by control signals generated by a modified Phase Frequency Detector. This Full Digital PLL consumes 2.76mW of power when locked on at 720MHz.
Committee
Mohammed El-Naggar, PhD (Advisor)
Waleed Khalil, PhD (Committee Member)
Mircea Teodorescu, PhD (Committee Member)
Pages
63 p.
Subject Headings
Electrical Engineering
Keywords
Digital PLL
;
DPLL
;
Clock Distribution
Recommended Citations
Refworks
EndNote
RIS
Mendeley
Citations
Thomas, R. G. (2010).
A Full Digital Phase Locked Loop
[Master's thesis, Ohio State University]. OhioLINK Electronic Theses and Dissertations Center. http://rave.ohiolink.edu/etdc/view?acc_num=osu1268184406
APA Style (7th edition)
Thomas, Renji.
A Full Digital Phase Locked Loop.
2010. Ohio State University, Master's thesis.
OhioLINK Electronic Theses and Dissertations Center
, http://rave.ohiolink.edu/etdc/view?acc_num=osu1268184406.
MLA Style (8th edition)
Thomas, Renji. "A Full Digital Phase Locked Loop." Master's thesis, Ohio State University, 2010. http://rave.ohiolink.edu/etdc/view?acc_num=osu1268184406
Chicago Manual of Style (17th edition)
Abstract Footer
Document number:
osu1268184406
Download Count:
10,557
Copyright Info
© 2010, all rights reserved.
This open access ETD is published by The Ohio State University and OhioLINK.