BALAKRISHNAN, GEETA. "ITERATIVE RELAXATION ALGORITHM: AN EFFICIENT AND IMPROVED METHOD FOR CIRCUIT SIMULATION USED IN SIERRA: VHDL-AMS SIMULATOR." Master's thesis, University of Cincinnati, 2002. http://rave.ohiolink.edu/etdc/view?acc_num=ucin1034358459Chicago Manual of Style (17th edition)