Skip to Main Content
 

Global Search Box

 
 
 
 

Files

File List


ucin1037291565.pdf (708.63 KB)

ETD Abstract Container

Abstract Header

MACRO BASED COMPILER FOR A PARTIALLY RECONFIGURABLE COMPUTER

HANDA, MANISH
http://rave.ohiolink.edu/etdc/view?acc_num=ucin1037291565

Abstract Details

2002, MS, University of Cincinnati, Engineering : Computer Engineering.
This research focuses on the software architecture of a reconfigurable computer (RC). Reconfigurable computers consist of field-programmable gate arrays (FPGAs). An application task for a reconfigurable computer is typically specified in a hardware description language such as VHDL or Verilog. This task can be divided into small independent subtasks, which, if executed in a specific order, will result in the completion of the task. In a typical application, the task in its entirety cannot be mapped onto a single FPGA due to the area limitations. The subtasks are small enough to individually fit into the FPGA device. The same FPGA can be reprogrammed many times to perform each of the subtasks. Thus a large task can be executed on a small FPGA. In this research, a self-contained set of CAD tools is developed for compiling a task onto a partially reconfigurable computer. Using the compiler developed in this research, starting from the register-transfer level (RTL) description of the task, partial bit-streams for the Xilinx Virtex FPGA can be generated. These bit-stream files can be used to reconfigure the partially reconfigurable processor to execute the task. High level synthesis is performed on the algorithmic specifications give in VHDL of the task to obtain the RTL description. The RTL description is composed of small sequential blocks called Basic Blocks. Data path synthesis is performed and a controller is generated for each basic block during high-level synthesis. A macro based synthesis approach is used for the synthesis of the data path. This approach eliminates the need for the time-consuming logic synthesis process. The macros used for implementation of the task are part of a pre-designed library based on the Xilinx JBits. The macros are implemented as Java classes. These macros are run-time parameterizable. A controller, along with combinational decoders, is used to control the data flow throw data path. The macros in data path and controller are placed and routed and finally, partial bit-streams are generated which can be used to configure the reconfigurable processor. Partial reconfiguration is used for the propagation of intermediate result of the subtasks via register macros on the chip. A host controller program is written to control execution of task on the reconfigurable computer. A set of benchmark tasks, written in VHDL, is implemented on the reconfigurable computer. The partial reconfiguration scheme is shown to be effective in reducing the reconfiguration time. Further, the macro based methodology is shown to be effective in reducing the compilation time.
Dr. Ranga R. Vemuri (Advisor)
102 p.
partial reconfiguration; dynamic reconfiguration; Field Programmable Gate Array (FPGA); synthesis

Recommended Citations

Citations

  • HANDA, M. (2002). MACRO BASED COMPILER FOR A PARTIALLY RECONFIGURABLE COMPUTER [Master's thesis, University of Cincinnati]. OhioLINK Electronic Theses and Dissertations Center. http://rave.ohiolink.edu/etdc/view?acc_num=ucin1037291565

    APA Style (7th edition)

  • HANDA, MANISH. MACRO BASED COMPILER FOR A PARTIALLY RECONFIGURABLE COMPUTER. 2002. University of Cincinnati, Master's thesis. OhioLINK Electronic Theses and Dissertations Center, http://rave.ohiolink.edu/etdc/view?acc_num=ucin1037291565.

    MLA Style (8th edition)

  • HANDA, MANISH. "MACRO BASED COMPILER FOR A PARTIALLY RECONFIGURABLE COMPUTER." Master's thesis, University of Cincinnati, 2002. http://rave.ohiolink.edu/etdc/view?acc_num=ucin1037291565

    Chicago Manual of Style (17th edition)

ucin1037291565
683
© 2002, all rights reserved.
This open access ETD is published by University of Cincinnati and OhioLINK.