Skip to Main Content
Frequently Asked Questions
Submit an ETD
Global Search Box
Need Help?
Keyword Search
Participating Institutions
Advanced Search
School Logo
Files
File List
ucin1109186550.pdf (603.16 KB)
ETD Abstract Container
Abstract Header
Performance Evaluation of the On-Chip Communications in a Network-on-Chip System
Author Info
Hariharan, Sriram
Permalink:
http://rave.ohiolink.edu/etdc/view?acc_num=ucin1109186550
Abstract Details
Year and Degree
2005, MS, University of Cincinnati, Engineering : Computer Engineering.
Abstract
Future system-on-chip (SoC) designs require predictable, scalable and reusable on-chip interconnect architecture to increase reliability and productivity. Current bus-based interconnect architectures are inherently non-scalable, less adaptable for reuse and their reliability decreases with system size. To overcome these problems, it has been proposed to build a message passing network for on-chip communication – network-on-chip (NoC). We aim to develop a performance analysis model for the on-chip communication of a NoC system. We will use a stochastic modeling technique for performance analysis of the on-chip communication network. In our approach, the analytic model is developed using queuing theory. The router of a NoC system consists of buffers with different quality of service (QoS). The buffers can be modeled as priority queues. Their performance can be analyzed using the principles of queuing theory. The analytical results thus calculated are verified with the corresponding simulation results.
Committee
Dr. Wen-Ben Jone (Advisor)
Pages
73 p.
Keywords
Network-on-Chip
Recommended Citations
Refworks
EndNote
RIS
Mendeley
Citations
Hariharan, S. (2005).
Performance Evaluation of the On-Chip Communications in a Network-on-Chip System
[Master's thesis, University of Cincinnati]. OhioLINK Electronic Theses and Dissertations Center. http://rave.ohiolink.edu/etdc/view?acc_num=ucin1109186550
APA Style (7th edition)
Hariharan, Sriram.
Performance Evaluation of the On-Chip Communications in a Network-on-Chip System.
2005. University of Cincinnati, Master's thesis.
OhioLINK Electronic Theses and Dissertations Center
, http://rave.ohiolink.edu/etdc/view?acc_num=ucin1109186550.
MLA Style (8th edition)
Hariharan, Sriram. "Performance Evaluation of the On-Chip Communications in a Network-on-Chip System." Master's thesis, University of Cincinnati, 2005. http://rave.ohiolink.edu/etdc/view?acc_num=ucin1109186550
Chicago Manual of Style (17th edition)
Abstract Footer
Document number:
ucin1109186550
Download Count:
774
Copyright Info
© 2005, all rights reserved.
This open access ETD is published by University of Cincinnati and OhioLINK.