Skip to Main Content
 

Global Search Box

 
 
 
 

Files

File List


ucin1109352677.pdf (2.22 MB)

ETD Abstract Container

Abstract Header

LOW POWER FPGA DESIGN TECHNIQUES FOR EMBEDDED SYSTEMS

TIWARI, ANURAG
http://rave.ohiolink.edu/etdc/view?acc_num=ucin1109352677

Abstract Details

2005, PhD, University of Cincinnati, Engineering : Computer Science and Engineering.
In the past few decades with advancement in VLSI technology, FPGA chip density has increased and FPGA devices now provide a large number of smaller feature size transistors and can support higher clock speeds. While this advancement is beneficial for implementing larger and faster designs within a single chip, it also leads to increased power consumption. With the remarkable growth of FPGA based battery-powered systems, such as personal computing devices, wireless equipment, space-borne systems, and consumer electronics, low power FPGA design is of increased importance. In this thesis, I investigate various FPGA design techniques to minimize dynamic power consumed by an FPGA design. The objective of this research is to minimize the power drawn by a design without altering its functionality and with minimal or no impact on its timing. The work focuses on the implementation of control logic within a design. Reduction of power consumption of an FPGA design is attempted at the following design stages: high-level synthesis, mapping and placement and routing stage. In addition, power consumed by fault tolerant finite state machines in FPGAs is also addressed, and it has been shown that power consumed by the proposed alternate design is significantly lower than a traditional fault tolerant design. The central idea behind all the design techniques proposed is to reduce the switching activity on the power hungry programmable interconnection network. Power consumed by the clock network which also consumes a considerable amount of power is also reduced by selective clocking of finite state machines. The techniques and algorithms presented in this thesis can be easily automated and can be incorporated in an existing FPGA design flow.
Dr. Karen Tomko (Advisor)
132 p.
Low Power; FPGA; FSM; Finite State Machine; Technology mapping; Synthesis

Recommended Citations

Citations

  • TIWARI, A. (2005). LOW POWER FPGA DESIGN TECHNIQUES FOR EMBEDDED SYSTEMS [Doctoral dissertation, University of Cincinnati]. OhioLINK Electronic Theses and Dissertations Center. http://rave.ohiolink.edu/etdc/view?acc_num=ucin1109352677

    APA Style (7th edition)

  • TIWARI, ANURAG. LOW POWER FPGA DESIGN TECHNIQUES FOR EMBEDDED SYSTEMS. 2005. University of Cincinnati, Doctoral dissertation. OhioLINK Electronic Theses and Dissertations Center, http://rave.ohiolink.edu/etdc/view?acc_num=ucin1109352677.

    MLA Style (8th edition)

  • TIWARI, ANURAG. "LOW POWER FPGA DESIGN TECHNIQUES FOR EMBEDDED SYSTEMS." Doctoral dissertation, University of Cincinnati, 2005. http://rave.ohiolink.edu/etdc/view?acc_num=ucin1109352677

    Chicago Manual of Style (17th edition)

ucin1109352677
1,861
© 2005, all rights reserved.
This open access ETD is published by University of Cincinnati and OhioLINK.