Skip to Main Content
 

Global Search Box

 
 
 
 

ETD Abstract Container

Abstract Header

AN OBJECT ORIENTED FRAMEWORK FOR BITSTREAM GENERATION FOR MULTI-TECHNOLOGY FPGA CHIPS

BEMALKHEDKAR, KALYAN

Abstract Details

2005, MS, University of Cincinnati, Engineering : Computer Science.
Technologies in FPGA (Field Programmable Gate Array) chips have rapidly evolved over the past few decades. The architectures of these FPGA chips are constantly evolving. To increase their applicability, newer analog, digital and mixed signal components are been integrated. The software tool chain used to program application specific functionality onto these chips also needs to evolve simultaneously to support these new components and architectures. This software tool chain starts with high level design entry and is completed by the generation of bitstream for programming the chip. In this thesis, we present a novel object oriented framework approach for bitstream generation: XBits. XBits takes in a placed and routed circuit description and generates the bitstream for an FPGA chip whose architecture is specified in our custom Architecture Description File Format. This format allows us to specify varying FPGA architectures and components which can be easily integrated into rest of the framework.
Karen Tomko (Advisor)
84 p.

Recommended Citations

Citations

  • BEMALKHEDKAR, K. (2005). AN OBJECT ORIENTED FRAMEWORK FOR BITSTREAM GENERATION FOR MULTI-TECHNOLOGY FPGA CHIPS [Master's thesis, University of Cincinnati]. OhioLINK Electronic Theses and Dissertations Center. http://rave.ohiolink.edu/etdc/view?acc_num=ucin1113403362

    APA Style (7th edition)

  • BEMALKHEDKAR, KALYAN. AN OBJECT ORIENTED FRAMEWORK FOR BITSTREAM GENERATION FOR MULTI-TECHNOLOGY FPGA CHIPS. 2005. University of Cincinnati, Master's thesis. OhioLINK Electronic Theses and Dissertations Center, http://rave.ohiolink.edu/etdc/view?acc_num=ucin1113403362.

    MLA Style (8th edition)

  • BEMALKHEDKAR, KALYAN. "AN OBJECT ORIENTED FRAMEWORK FOR BITSTREAM GENERATION FOR MULTI-TECHNOLOGY FPGA CHIPS." Master's thesis, University of Cincinnati, 2005. http://rave.ohiolink.edu/etdc/view?acc_num=ucin1113403362

    Chicago Manual of Style (17th edition)