Skip to Main Content
 

Global Search Box

 
 
 
 

ETD Abstract Container

Abstract Header

BEHAVIORAL SIMULATION AND SYNTHESIS ENVIRONMENT FOR CONTINUOUS-TIME SINGLE-LOOP SINGLE-BIT BASEBAND DELTA-SIGMA ANALOG-TO-DIGITAL MODULATORS

PATEL, VIPUL J

Abstract Details

2006, MS, University of Cincinnati, Engineering : Computer Engineering.
For the past few decades, research and design of CAD tools have focused on developing a set of tools that will guarantee designers first-pass fabrication success. There have been many variations of digital design “suites” that make this claim. With the increase in integrated circuit complexity and the drive for systems-on-a-chip (SoC), companies and universities are now focusing their efforts on creating design tools addressing the analog and RF domains. System-level design is one of the most important and challenging elements in the mixed-signal design process. Currently, many system designs are approached from a bottom-up perspective where components are designed individually and then assembled at the system-level. Concepts such as analog and digital interfacing, defining component specifications, and system verification are typically lacking or are addressed too late. Rapid modeling and component-level trade-offs are important in the design of systems. Many of these integration issues can be addressed early in the design phase by having the capability to predict and model component-level effects. In order to address these issues of system design and synthesis, four primary tools have been developed. These tools include (1) a continuous-time delta-sigma system modeler and designer, (2) a circuit sizer, (3) a performance analysis system, and (4) a parameterized module layout generator. Various analog synthesis flows have been developed using these tools. The first goal of this thesis is to provide the design community with a behavioral environment that will model and aid in the creation of continuous-time single-loop single-bit baseband delta-sigma analog-to-digital modulators using MATLAB and Simulink. The second goal is to use the designs from the delta-sigma toolbox to produce component-level specifications derived from system-level requirements. In this thesis, the developed tools were used in a synthesis loop to design, implement, and verify two continuous-time delta-sigma modulators and their respective components. A third order modulator was designed with 1 MHz instantaneous bandwidth and a sampling rate of 64 MSps using the top-down design methodology. The modulator performed with an SNR of 60 dB and ENOB of 9.7 bits. A fourth order modulator with a sample rate of 50 MSps was designed with a bandwidth of 390 kHz, and the bottom-up design methodology was used. This design performed with an SNR of 74.2 dB and ENOB of 12.0 bits.
Dr. Ranga Vemuri (Advisor)
138 p.

Recommended Citations

Citations

  • PATEL, V. J. (2006). BEHAVIORAL SIMULATION AND SYNTHESIS ENVIRONMENT FOR CONTINUOUS-TIME SINGLE-LOOP SINGLE-BIT BASEBAND DELTA-SIGMA ANALOG-TO-DIGITAL MODULATORS [Master's thesis, University of Cincinnati]. OhioLINK Electronic Theses and Dissertations Center. http://rave.ohiolink.edu/etdc/view?acc_num=ucin1147473065

    APA Style (7th edition)

  • PATEL, VIPUL. BEHAVIORAL SIMULATION AND SYNTHESIS ENVIRONMENT FOR CONTINUOUS-TIME SINGLE-LOOP SINGLE-BIT BASEBAND DELTA-SIGMA ANALOG-TO-DIGITAL MODULATORS. 2006. University of Cincinnati, Master's thesis. OhioLINK Electronic Theses and Dissertations Center, http://rave.ohiolink.edu/etdc/view?acc_num=ucin1147473065.

    MLA Style (8th edition)

  • PATEL, VIPUL. "BEHAVIORAL SIMULATION AND SYNTHESIS ENVIRONMENT FOR CONTINUOUS-TIME SINGLE-LOOP SINGLE-BIT BASEBAND DELTA-SIGMA ANALOG-TO-DIGITAL MODULATORS." Master's thesis, University of Cincinnati, 2006. http://rave.ohiolink.edu/etdc/view?acc_num=ucin1147473065

    Chicago Manual of Style (17th edition)