Skip to Main Content
Frequently Asked Questions
Submit an ETD
Global Search Box
Need Help?
Keyword Search
Participating Institutions
Advanced Search
School Logo
Files
File List
ucin1183666922.pdf (1.39 MB)
ETD Abstract Container
Abstract Header
PERFORMANCE EVALUATION OF A MULTI-CLOCK NoC ON FPGA
Author Info
SWAMINATHAN, VIJAY
Permalink:
http://rave.ohiolink.edu/etdc/view?acc_num=ucin1183666922
Abstract Details
Year and Degree
2007, MS, University of Cincinnati, Engineering : Computer Engineering.
Abstract
Most of the NoCs that exist today for FPGA use a single clock. The performance of a single clock system is limited by the delay of the slowest core whose frequency determines the frequency of operation of the entire NoC. This seems to suggest that, there exits room for improvement in using Multiple Clock NoC. Thus this work compares the performance of single and multiclock NoCs. As a part of this thesis, a router, MoCReS, has been developed. The router has its own frequency of operation and can communicate to five different cores each operating at its own frequency. In order to study the performance improvement using multiple clocks a combined experimental framework using C++ and VHDL has been developed. Various parametric experiments were considered and the results suggest that multiclock networks can result in a significant improvement in execution time in comparison to their single clock counterparts.
Committee
Dr. Karen Tomko (Advisor)
Pages
91 p.
Keywords
FPGA
;
Network On Chip
;
NoC
;
Multiclock NoC
;
Reconfigurable Systems
;
Multiclock
Recommended Citations
Refworks
EndNote
RIS
Mendeley
Citations
SWAMINATHAN, V. (2007).
PERFORMANCE EVALUATION OF A MULTI-CLOCK NoC ON FPGA
[Master's thesis, University of Cincinnati]. OhioLINK Electronic Theses and Dissertations Center. http://rave.ohiolink.edu/etdc/view?acc_num=ucin1183666922
APA Style (7th edition)
SWAMINATHAN, VIJAY.
PERFORMANCE EVALUATION OF A MULTI-CLOCK NoC ON FPGA.
2007. University of Cincinnati, Master's thesis.
OhioLINK Electronic Theses and Dissertations Center
, http://rave.ohiolink.edu/etdc/view?acc_num=ucin1183666922.
MLA Style (8th edition)
SWAMINATHAN, VIJAY. "PERFORMANCE EVALUATION OF A MULTI-CLOCK NoC ON FPGA." Master's thesis, University of Cincinnati, 2007. http://rave.ohiolink.edu/etdc/view?acc_num=ucin1183666922
Chicago Manual of Style (17th edition)
Abstract Footer
Document number:
ucin1183666922
Download Count:
714
Copyright Info
© 2007, all rights reserved.
This open access ETD is published by University of Cincinnati and OhioLINK.