Skip to Main Content
Frequently Asked Questions
Submit an ETD
Global Search Box
Need Help?
Keyword Search
Participating Institutions
Advanced Search
School Logo
Files
File List
3560.pdf (7.09 MB)
ETD Abstract Container
Abstract Header
Design Methodology for Differential Power Analysis Resistant Circuits
Author Info
Manchanda, Antarpreet Singh
Permalink:
http://rave.ohiolink.edu/etdc/view?acc_num=ucin1377866652
Abstract Details
Year and Degree
2013, MS, University of Cincinnati, Engineering and Applied Science: Computer Engineering.
Abstract
Cryptographic hardware is now widely deployed in everything from pay TV units to cell phones and Smart cards. Smart cards are most often used as cryptographic devices to provide strong authentication of users and to store secret information securely. The compromise of this private data or the hardware which guards it can have disastrous implications including loss of privacy, forged access, or direct monetary theft. These cryptographic devices are easily obtainable and attackers can carry out attacks on the system without directly attacking the mathematics of the algorithms. This thesis talks about a class of such practical "implementation attacks" on cryptographic hardware devices called "Differential Power Attacks". Differential Power Analysis (DPA) attacks area a powerful side channel attack that can be mounted easily to reveal secret key. It exploits data dependency of cryptographic circuits on power consumption with statistical analysis to figure out the secret key. These attacks are very common since device can be easily attacked without any knowledge of implementation.
Committee
Ranganadha Vemuri, Ph.D. (Committee Chair)
Wen Ben Jone, Ph.D. (Committee Member)
Carla Purdy, Ph.D. (Committee Member)
Pages
116 p.
Subject Headings
Computer Engineering
Keywords
DPA
;
Differential Power Analysis
;
SDMLp
;
Side Channel Attacks
;
Cryptographic circuits
;
Design flow
Recommended Citations
Refworks
EndNote
RIS
Mendeley
Citations
Manchanda, A. S. (2013).
Design Methodology for Differential Power Analysis Resistant Circuits
[Master's thesis, University of Cincinnati]. OhioLINK Electronic Theses and Dissertations Center. http://rave.ohiolink.edu/etdc/view?acc_num=ucin1377866652
APA Style (7th edition)
Manchanda, Antarpreet Singh.
Design Methodology for Differential Power Analysis Resistant Circuits.
2013. University of Cincinnati, Master's thesis.
OhioLINK Electronic Theses and Dissertations Center
, http://rave.ohiolink.edu/etdc/view?acc_num=ucin1377866652.
MLA Style (8th edition)
Manchanda, Antarpreet Singh. "Design Methodology for Differential Power Analysis Resistant Circuits." Master's thesis, University of Cincinnati, 2013. http://rave.ohiolink.edu/etdc/view?acc_num=ucin1377866652
Chicago Manual of Style (17th edition)
Abstract Footer
Document number:
ucin1377866652
Download Count:
825
Copyright Info
© 2013, all rights reserved.
This open access ETD is published by University of Cincinnati and OhioLINK.