Skip to Main Content
Frequently Asked Questions
Submit an ETD
Global Search Box
Need Help?
Keyword Search
Participating Institutions
Advanced Search
School Logo
Files
File List
Jeevani_Thesis.pdf (2.48 MB)
ETD Abstract Container
Abstract Header
10-bit C2C DAC Design in 65nm CMOS Technology
Author Info
Kommareddy, Jeevani
Permalink:
http://rave.ohiolink.edu/etdc/view?acc_num=wright1565538915029852
Abstract Details
Year and Degree
2019, Master of Science in Electrical Engineering (MSEE), Wright State University, Electrical Engineering.
Abstract
Many wired and wireless communication systems require high-speed and high-performance data converters. These data converters act as bridge between digital signal processing blocks and power amplifiers. However, these data converters have been the bottleneck in the communication systems. This thesis presents the design of a 10-bit C2C digital to analog converter (DAC) for high resolution, wide bandwidth and low power consumption applications. The DAC is implemented in CMOS 65nm technology. The SFDR of this C2C DAC is 71.95dB at 500MHz input frequency and consumes 88.14µW of power with ENOB as 11.65 with 1.0GHz sample frequency with 0.31LSB of INL and 0.5LSB of DNL. A 10-bit SAR ADC is designed using this proposed C2C DAC with 427.4µW of power consumption at 1.0V voltage supply.
Committee
Saiyu Ren, Ph.D. (Advisor)
Ray Siferd, Ph.D. (Committee Member)
Marian K. Kazimierczuk, Ph.D. (Committee Member)
Pages
87 p.
Subject Headings
Electrical Engineering
Keywords
65nmCMOS
;
C2C DAC
;
SAR ADC logic
Recommended Citations
Refworks
EndNote
RIS
Mendeley
Citations
Kommareddy, J. (2019).
10-bit C2C DAC Design in 65nm CMOS Technology
[Master's thesis, Wright State University]. OhioLINK Electronic Theses and Dissertations Center. http://rave.ohiolink.edu/etdc/view?acc_num=wright1565538915029852
APA Style (7th edition)
Kommareddy, Jeevani.
10-bit C2C DAC Design in 65nm CMOS Technology.
2019. Wright State University, Master's thesis.
OhioLINK Electronic Theses and Dissertations Center
, http://rave.ohiolink.edu/etdc/view?acc_num=wright1565538915029852.
MLA Style (8th edition)
Kommareddy, Jeevani. "10-bit C2C DAC Design in 65nm CMOS Technology." Master's thesis, Wright State University, 2019. http://rave.ohiolink.edu/etdc/view?acc_num=wright1565538915029852
Chicago Manual of Style (17th edition)
Abstract Footer
Document number:
wright1565538915029852
Download Count:
4,915
Copyright Info
© 2019, all rights reserved.
This open access ETD is published by Wright State University and OhioLINK.