Munugala, Anvesh. "An 8 bit Serial Communication module Chip Design Using Synopsys tools and ASIC Design Flow Methodology." Master's thesis, Youngstown State University, 2018. http://rave.ohiolink.edu/etdc/view?acc_num=ysu152703879322399Chicago Manual of Style (17th edition)