Skip to Main Content
Frequently Asked Questions
Submit an ETD
Global Search Box
Need Help?
Keyword Search
Participating Institutions
Advanced Search
School Logo
Files
File List
ucin1163711277.pdf (827.29 KB)
ETD Abstract Container
Abstract Header
IMPLEMENTATION AND PERFORMANCE MEASUREMENTS OF A VERILOG-AMS MODEL OF BSIM3v3.3 TRANSISTOR
Author Info
RAGHURAMAN, SRINIVASAN
Permalink:
http://rave.ohiolink.edu/etdc/view?acc_num=ucin1163711277
Abstract Details
Year and Degree
2006, MS, University of Cincinnati, Engineering : Electrical Engineering.
Abstract
In the past, VLSI circuits were classified as digital, with some analog behavior associated with individual components, or as analog. For digital circuits, the digital behavior of the components played the major role in implementing functionality, which was verified by digital simulators. Analog effects were typically small. However, with a decrease in feature sizes, analog effects have become more dominant. Also, there is a growing trend to integrate digital, analog, mixed-signal (MS) and radio-frequency (RF) components on a single chip. Known as systems-on-chip, these chips are increasingly being used in a variety of applications, such as communications and networking. With integration, the need for verification and testing which includes analog effects has increased. There are many tools for verification and testing of digital circuits, at various levels of abstraction, with Hardware Description Languages (HDLs) being the medium of choice. However, in the analog domain, choices have been fairly limited, with SPICE being the main simulation and verification tool. This presents a problem, since simulating mixed signal designs would require switching between digital and analog simulators for different components, and would thus cause both production time and cost overheads. A unified language, describing both digital and analog component behavior, would be of great benefit. Verilog-AMS and VHDL-AMS are two proposed HDLs for describing mixed signal behavior. This thesis seeks to explore the effectiveness of Verilog-AMS in describing analog behavior by using Verilog-AMS to model a BSIM3v3.3 transistor. Circuits constructed using this model are compared against their HSPICE counterparts. Our results illustrate the effectiveness of Verilog-AMS for describing analog and mixed signal behavior, thus providing an efficient way of describing systems-on-chip.
Committee
Dr. Carla Purdy (Advisor)
Pages
90 p.
Recommended Citations
Refworks
EndNote
RIS
Mendeley
Citations
RAGHURAMAN, S. (2006).
IMPLEMENTATION AND PERFORMANCE MEASUREMENTS OF A VERILOG-AMS MODEL OF BSIM3v3.3 TRANSISTOR
[Master's thesis, University of Cincinnati]. OhioLINK Electronic Theses and Dissertations Center. http://rave.ohiolink.edu/etdc/view?acc_num=ucin1163711277
APA Style (7th edition)
RAGHURAMAN, SRINIVASAN.
IMPLEMENTATION AND PERFORMANCE MEASUREMENTS OF A VERILOG-AMS MODEL OF BSIM3v3.3 TRANSISTOR.
2006. University of Cincinnati, Master's thesis.
OhioLINK Electronic Theses and Dissertations Center
, http://rave.ohiolink.edu/etdc/view?acc_num=ucin1163711277.
MLA Style (8th edition)
RAGHURAMAN, SRINIVASAN. "IMPLEMENTATION AND PERFORMANCE MEASUREMENTS OF A VERILOG-AMS MODEL OF BSIM3v3.3 TRANSISTOR." Master's thesis, University of Cincinnati, 2006. http://rave.ohiolink.edu/etdc/view?acc_num=ucin1163711277
Chicago Manual of Style (17th edition)
Abstract Footer
Document number:
ucin1163711277
Download Count:
1,362
Copyright Info
© 2006, all rights reserved.
This open access ETD is published by University of Cincinnati and OhioLINK.