Skip to Main Content
Frequently Asked Questions
Submit an ETD
Global Search Box
Need Help?
Keyword Search
Participating Institutions
Advanced Search
School Logo
Files
File List
Virtual_Prototyping_of_Fast_Area_Based_Image_Stitching_Algorithm_MASTER'S_THESIS.pdf (1.89 MB)
ETD Abstract Container
Abstract Header
Virtual Prototyping of Fast Area Based Image Stitching Algorithm
Author Info
Mudragada, Lakshmi Kalyani
Permalink:
http://rave.ohiolink.edu/etdc/view?acc_num=akron1575373374580838
Abstract Details
Year and Degree
2019, Master of Science, University of Akron, Electrical Engineering.
Abstract
This work presents a virtual prototyping design approach for a fast area-based image stitching algorithm. The structure of virtual hardware obtained from virtual prototyping corresponds to that of the conceptual algorithm; that is, the actual circuit components including the memory, logic gates, and arithmetic units are linked to the conceptual algorithm blocks. Using the proposed method, the overall structure, hardware size, and computation time of the actual hardware can be estimated at the early design stage. As a result, the virtual hardware facilitates the hardware implementation by eliminating trial design and redundant simulation steps to optimize the hardware performance. To verify the feasibility of the proposed method, the virtual hardware of an image stitching algorithm is realized, and the hardware size and the computation time are estimated. In addition, the image stitching algorithm uses binary image comparisons and image scaling, which can eliminate huge multipliers and adders in the actual hardware. Thus, the proposed algorithm can lead to reduced hardware size and faster computation time. Results show that, with a clock frequency of 250 MHz, the estimated computation time of the proposed virtual hardware is 0.877sec to stitch two 1280×1024 images, which is one-tenth of the time required by the software-based image stitching algorithm realized in MATLAB. The estimated size of the virtual hardware showed memory size of 66.4 Mbits and gate count of 874 gates.
Committee
Kye-Shin Lee, PhD (Committee Chair)
Nathan Ida, PhD (Committee Member)
Ryan Christopher Toonen, PhD (Committee Member)
Pages
69 p.
Subject Headings
Electrical Engineering
Keywords
Image Stitching, Virtual Prototyping, Hardware Implementation
Recommended Citations
Refworks
EndNote
RIS
Mendeley
Citations
Mudragada, L. K. (2019).
Virtual Prototyping of Fast Area Based Image Stitching Algorithm
[Master's thesis, University of Akron]. OhioLINK Electronic Theses and Dissertations Center. http://rave.ohiolink.edu/etdc/view?acc_num=akron1575373374580838
APA Style (7th edition)
Mudragada, Lakshmi Kalyani.
Virtual Prototyping of Fast Area Based Image Stitching Algorithm.
2019. University of Akron, Master's thesis.
OhioLINK Electronic Theses and Dissertations Center
, http://rave.ohiolink.edu/etdc/view?acc_num=akron1575373374580838.
MLA Style (8th edition)
Mudragada, Lakshmi Kalyani. "Virtual Prototyping of Fast Area Based Image Stitching Algorithm." Master's thesis, University of Akron, 2019. http://rave.ohiolink.edu/etdc/view?acc_num=akron1575373374580838
Chicago Manual of Style (17th edition)
Abstract Footer
Document number:
akron1575373374580838
Download Count:
188
Copyright Info
© 2019, all rights reserved.
This open access ETD is published by University of Akron and OhioLINK.