Skip to Main Content
 

Global Search Box

 
 
 
 

Files

File List


ohiou1282056856.pdf (606.57 KB)

ETD Abstract Container

Abstract Header

High-Performance Crossbar Designs for Network-on-Chips (NoCs)

Zhang, Yixuan
http://rave.ohiolink.edu/etdc/view?acc_num=ohiou1282056856

Abstract Details

2010, Master of Science (MS), Ohio University, Electrical Engineering (Engineering and Technology).
The packet-switched Network-on-Chip (NoC) architecture is considered to be an attractive approach for overcoming bottlenecks such as wire delay and scalability seen in Chip-Multiprocessors (CMPs). However, current NoC designs heavily rely on in-router buffers, which is a major source of power consumption. Eliminating all router input buffers would result in either dropped or deflected packets when conflicts are frequent, thereby increasing the power consumption. In this thesis, with both enhancing performance and decreasing power consumption as our goals, we propose an innovative dual-crossbar design called DXbar, which combines the advantages of bufferless networks and traditional networks with buffers, to enable low-latency routing at low network load and limited buffering capability to handle excessive packets at high network load. DXbar design not only has superior performance compared to the state-of-the-art design, but also achieves significant power savings. The simulation results of the proposed methodology show that DXbar achieves at least 15% performance improvement and power saving over the baseline designs. Additionally, DXbar outperforms the currently proposed bufferless designs with huge decrease in power consumption when the network utilization is high. To overcome the area overhead, an innovative crossbar design named dual-directional crossbar is also proposed in this thesis. The crossbar is able to provide the same connectivity of the dual-crossbar, and occupies only half of the area.
Avinash Kodi, PhD (Advisor)
60 p.
Electrical Engineering
Network-on-Chips; Router Microarchitecture

Recommended Citations

Citations

  • Zhang, Y. (2010). High-Performance Crossbar Designs for Network-on-Chips (NoCs) [Master's thesis, Ohio University]. OhioLINK Electronic Theses and Dissertations Center. http://rave.ohiolink.edu/etdc/view?acc_num=ohiou1282056856

    APA Style (7th edition)

  • Zhang, Yixuan. High-Performance Crossbar Designs for Network-on-Chips (NoCs). 2010. Ohio University, Master's thesis. OhioLINK Electronic Theses and Dissertations Center, http://rave.ohiolink.edu/etdc/view?acc_num=ohiou1282056856.

    MLA Style (8th edition)

  • Zhang, Yixuan. "High-Performance Crossbar Designs for Network-on-Chips (NoCs)." Master's thesis, Ohio University, 2010. http://rave.ohiolink.edu/etdc/view?acc_num=ohiou1282056856

    Chicago Manual of Style (17th edition)

ohiou1282056856
4,646
© 2010, all rights reserved.
This open access ETD is published by Ohio University and OhioLINK.