Skip to Main Content
 

Global Search Box

 
 
 
 

Files

File List


8002.pdf (1.8 MB)

ETD Abstract Container

Abstract Header

Fixing Power Bugs at RTL Stage using PSL Assertions

Singh, Chandan
http://rave.ohiolink.edu/etdc/view?acc_num=ucin1384426036

Abstract Details

2013, MS, University of Cincinnati, Engineering and Applied Science: Electrical Engineering.
Power dissipation has now become the most critical design constraint. Up till now, in the design flow of any SoC, power estimation and analysis came into the picture only after the completion of RTL synthesis. However, design optimization for low power is most suitable before synthesis. Each decrease in process geometry makes dynamic power targets harder to achieve. Also, changes made later in the design for power optimization lead to costly re-spin. It is better to pin-point power related problems in the design as early as possible when they can still be fixed. It also reduces risk by ensuring that the design meets power goals before embarking on its implementation. A novel approach is presented in this thesis which introduces power analysis at the RTL stage itself using PSL assertions. This will enable the SoC designer to optimize the design from a low power perspective at a very early stage (RTL) in the design flow where the scope of modification is maximized and the cost minimized.
Carla Purdy, Ph.D. (Committee Chair)
Wen Ben Jone, Ph.D. (Committee Member)
Xuefu Zhou, Ph.D. (Committee Member)
69 p.
Electrical Engineering
Power Analysis; RTL Stage; PSL Assertion

Recommended Citations

Citations

  • Singh, C. (2013). Fixing Power Bugs at RTL Stage using PSL Assertions [Master's thesis, University of Cincinnati]. OhioLINK Electronic Theses and Dissertations Center. http://rave.ohiolink.edu/etdc/view?acc_num=ucin1384426036

    APA Style (7th edition)

  • Singh, Chandan. Fixing Power Bugs at RTL Stage using PSL Assertions. 2013. University of Cincinnati, Master's thesis. OhioLINK Electronic Theses and Dissertations Center, http://rave.ohiolink.edu/etdc/view?acc_num=ucin1384426036.

    MLA Style (8th edition)

  • Singh, Chandan. "Fixing Power Bugs at RTL Stage using PSL Assertions." Master's thesis, University of Cincinnati, 2013. http://rave.ohiolink.edu/etdc/view?acc_num=ucin1384426036

    Chicago Manual of Style (17th edition)

ucin1384426036
458
© 2013, all rights reserved.
This open access ETD is published by University of Cincinnati and OhioLINK.