Skip to Main Content
 

Global Search Box

 
 
 
 

Files

File List


wright1189835736.pdf (846.68 KB)

ETD Abstract Container

Abstract Header

FPGA based Hardware Implementation of Advanced Encryption Standard

Sampath, Sowrirajan
http://rave.ohiolink.edu/etdc/view?acc_num=wright1189835736

Abstract Details

2007, Master of Science in Engineering (MSEgr), Wright State University, Electrical Engineering.
Sampath, Sowrirajan. M.S.E., Department of Electrical Engineering, Wright State University, 2007 FPGA based Hardware Implementation of Advanced Encryption Standard On October, 2, 2000, The National Institute of Standards and Technology (NIST) announced Rijndael as the new Advanced Encryption Standard (AES). The other competing algorithms were Mars, RC6, Serpent and Two-fish. The Predecessor to the AES was Data Encryption Standard (DES) which is considered to be insecure because of its vulnerability to brute force attacks. DES was a standard from 1977 and stayed until the mid 1990’s. However, by the mid 1990s, it was clear that the DES’s 56-bit key was no longer big enough to prevent attacks mounted on contemporary computers, which were thousands of times more powerful than those available when the DES was standardized. The AES is a 128 bit Symmetric block Cipher. This Thesis provides three different architectures for encrypting/decrypting 128 bit data using the AES. The encryption and decryption modules include the Key Expansion module which generates Key for all iterations on the fly. The first one is the Basic iterative AES, which reuses the same Hardware for all the ten iterations. The second is a one stage sub pipelined AES, which is pipelined, with one stage of outer pipelining in the data block. The above two architectures are synthesized and implemented in Virtex IV FPGA family of devices. These circuits were also tested and verified using CHIPSCOPE pro. The basic iterative AES encryption encodes data at 2.3 Gbps and one stage sub pipelined AES encodes at 5.1 Gbps. Extending the one stage to four stages pipelined AES which is the third architecture, the efficiency increases to 7.2 Gbps. These architectures are compared with the architectures in the Literature.
John Emmert (Advisor)
74 p.
AES; Basic iterative; Key Expansion; ENCRYPTION; sub pipelined; stage sub pipelined; pipelined

Recommended Citations

Citations

  • Sampath, S. (2007). FPGA based Hardware Implementation of Advanced Encryption Standard [Master's thesis, Wright State University]. OhioLINK Electronic Theses and Dissertations Center. http://rave.ohiolink.edu/etdc/view?acc_num=wright1189835736

    APA Style (7th edition)

  • Sampath, Sowrirajan. FPGA based Hardware Implementation of Advanced Encryption Standard. 2007. Wright State University, Master's thesis. OhioLINK Electronic Theses and Dissertations Center, http://rave.ohiolink.edu/etdc/view?acc_num=wright1189835736.

    MLA Style (8th edition)

  • Sampath, Sowrirajan. "FPGA based Hardware Implementation of Advanced Encryption Standard." Master's thesis, Wright State University, 2007. http://rave.ohiolink.edu/etdc/view?acc_num=wright1189835736

    Chicago Manual of Style (17th edition)

wright1189835736
5,393
© 2007, all rights reserved.
This open access ETD is published by Wright State University and OhioLINK.